See also:
Doulos KnowHow Designer's guides and models for VHDL and Verilog. SystemC home. Also Perl and Tcl/Tk for hardware designers resources. http://www.doulos.com/knowhow/
ForSyDe The ForSyDe (Formal System Design) methodology has been developed with the objective to move system design to a higher level of abstraction and to bridge the abstraction gap by transformational design refinement. http://www.ict.kth.se/forsyde/
HDL at Wikipedia Definitions, resources, and links related to hardware description languages. http://en.wikipedia.org/wiki/Hardware_description_language
HDL-ABEL Primer Overview of ABEL Hardware Description Language. http://www.seas.upenn.edu/~ese201/abel/abel_primer.html
Ruby Ruby is a notation and design discipline intended for the development of regular integrated circuits and similar hardware and software architectures. http://www.comlab.ox.ac.uk/people/geraint.jones/ruby/
Usenet comp.lang.verilog - news: